么的钱

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱  发布于  2022-07-19 16:57:38
采纳率 21%
67个问答
噢噢噢噢哦哦哦哦把牛奶你们那面牛牛牛牛牛女女女女女女女女女女女女女女女女牛牛牛牛牛女女女女女女女女女女女女女女牛牛牛牛牛
4007

again again

 

again again

我来回答
回答30个
时间排序
认可量排序

yike

1个粉丝

109

问答

0

专栏

45

资料

yike 2022-07-20 14:47:30
认可3
易百纳技术社区该回答已被题主采纳为最佳答案

会寄几份是

该用户已注销   回复   yike  2023-03-23 14:30:53
1

222222222222222222222

么的钱
么的钱   回复   yike  2023-03-23 16:41:45
0

手动滑稽是基督教是

么的钱
么的钱   回复   该用户已注销  2023-03-23 16:42:03
0

好几次肯德基肯德基

么的钱
么的钱   回复   该用户已注销  2023-03-23 16:42:27
1

哈哈哈回收所

❄
  回复   该用户已注销  2023-06-30 09:09:34
0

“hi3531a的dts里没有gpio相关的。\n/\n Copyright (c) 2013-2014 Linaro Ltd.\n Copyright (c) 2015-2017 HiSilicon Technologies Co., Ltd.\n \n This program is free software; you can redistribute it and/or modify it\n under the terms of the GNU General Public License as published by the\n Free Software Foundation; either version 2 of the License, or (at your\n option) any later version.\n \n This program is distributed in the hope that it will be useful,\n but WITHOUT ANY WARRANTY; without even the implied warranty of\n MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the\n GNU General Public License for more details.\n \n You should have received a copy of the GNU General Public License\n along with this program. If not, see http://www.gnu.org/licenses/.\n \n /\n\n#include \n/ {\n\t#address-cells = <1>;\n\t#size-cells = <1>;\n\n\taliases {\n\t\tfmc = &fmc;\n\t\tserial0 = &uart0;\n\t\tserial1 = &uart1;\n\t\tserial2 = &uart2;\n\t\tserial3 = &uart3;\n\t\ti2c0 = &i2c_bus0;\n\t\ti2c1 = &i2c_bus1;\n\t\tspi0 = &spi_bus0;\n\t};\n\n\tgic: interrupt-controller@10300000 {\n\t\tcompatible = \”arm,cortex-a9-gic\”;\n\t\t#interrupt-cells = <3>;\n\t\t#address-cells = <0>;\n\t\tinterrupt-controller;\n\t\t/ gic dist base, gic cpu base , no virtual support /\n\t\treg = <0x10301000 0x1000>, <0x10300100 0x100>;\n\t };\n\n\tsoc {\n\t\t#address-cells = <1>;\n\t\t#size-cells = <1>;\n\t\tcompatible = \”simple-bus\”;\n\t\tinterrupt-parent = <&gic>;\n\t\tranges;\n\n\t\tclock: clock@12040000 {\n\t\t\tcompatible = \”hisilicon,hi3531a-clock\”;\n\t\t\treg = <0x12040000 0x1000>;\n\t\t\t#clock-cells = <1>;\n\t\t\t#reset-cells = <2>;\n\t\t};\n\n\t\tsysctrl: system-controller@12050000 {\n\t\t\tcompatible = \”hisilicon,hi3531a-sysctrl\”, \”syscon\”;\n\t\t\treg = <0x12050000 0x1000>;\n\t\t\t#clock-cells = <1>;\n\t\t};\n\n\t\treboot {\n\t\t\tcompatible = \”syscon-reboot\”;\n\t\t\tregmap = <&sysctrl>;\n\t\t\toffset = <0x4>;\n\t\t\tmask = <0xdeadbeef>;\n\t\t};\n\n\t\tpmu {\n\t\t\tcompatible = \”arm,cortex-a9-pmu\”;\n\t\t\tinterrupts = ,\n\t\t\t\t\t;\n\t\t};\n\n\t\tL2: l2-cache@10700000 {\n\t\t\tcompatible = \”arm,pl310-cache\”;\n\t\t\treg = <0x10700000 0x10000>;\n\t\t\tinterrupts = ;\n\t\t\tcache-unified;\n\t\t\tcache-level = <2>;\n\t\t};\n\n\t\thidmac: hidma-controller@10060000 {\n\t\t\tcompatible = \”hisilicon,hisi-dmac\”;\n\t\t\treg = <0x10060000 0x1000>;\n\t\t\tinterrupts = ;\n\t\t\tclocks = <&clock HI3531A_DMAC_CLK>;\n\t\t\tclock-names = \”dmac_clk\”;\n\t\t\tresets = <&clock 0x144 0>;\n\t\t\treset-names = \”dma-reset\”;\n\t\t\t#dma-cells = <2>;\n\t\t\tstatus = \”disabled\”;\n\t\t};\n\n\t\tuart0: uart@12080000 {\n\t\t\tcompatible = \”arm,pl011\”, \”arm,primecell\”;\n\t\t\treg = <0x12080000 0x1000>;\n\t\t\tinterrupts = ;\n\t\t\tclocks = <&clock HI3531A_UART0_CLK>;\n\t\t\tclock-names = \”apb_pclk\”;\n\t\t\tstatus = \”disabled\”;\n\t\t};\n\n\t\tuart1: uart@121090000 {\n\t\t\tcompatible = \”arm,pl011\”, \”arm,primecell\”;\n\t\t\treg = <0x12090000 0x1000>;\n\t\t\tinterrupts = ;\n\t\t\tclocks = <&clock HI3531A_UART1_CLK>;\n\t\t\tclock-names = \”apb_pclk\”;\n\t\t\tstatus = \”disabled\”;\n\t\t};\n\n\t\tuart2: uart@120a0000 {\n\t\t\tcompatible = \”arm,pl011\”, \”arm,primecell\”;\n\t\t\treg = <0x120a0000 0x1000>;\n\t\t\tinterrupts = ;\n\t\t\tclocks = <&clock HI3531A_UART2_CLK>;\n\t\t\tclock-names = \”apb_pclk\”;\n\t\t\tstatus = \”disabled\”;\n\t\t};\n\n\t\tuart3: uart@12130000 {\n\t\t\tcompatible = \”arm,pl011\”, \”arm,primecell\”;\n\t\t\treg = <0x12130000 0x1000>;\n\t\t\tinterrupts = ;\n\t\t\tclocks = <&clock HI3531A_UART3_CLK>;\n\t\t\tclock-names = \”apb_pclk\”;\n\t\t\tstatus = \”disabled\”;\n\t\t};\n\n\t\tusb_phy: phy {\n\t\t\tcompatible = \”hisilicon,hisi-usb-phy\”;\n\t\t reg = <0x12040000 0x10000>, <0x12120000 0x10000>;\n\t\t\t#phy-cells = <0>;\n\t\t};\n\n\t\tusb3_phy: phy3 {\n\t\t\tcompatible = \”hisilicon,hisi-usb3-phy\”;\n\t\t\treg = <0x12040000 0x10000>, <0x12120000 0x10000>, <0x11000000 0x100000>;\n\t\t\t#phy-cells = <0>;\n\t\t};\n\n\t\txhci@0x11000000 {\n\t\t\tcompatible = \”generic-xhci\”;\n\t\t\treg = <0x11000000 0x10000>;\n\t\t\tinterrupts = <0 22 4>;\n\t\t};\n\n\t\tehci@0x100c0000 {\n\t\t\tcompatible = \”generic-ehci\”;\n\t\t\treg = <0x100c0000 0x10000>;\n\t\t\tinterrupts = <0 19 4>;\n\t\t};\n\n\t\tohci@0x100b0000 {\n\t\t\tcompatible = \”generic-ohci\”;\n\t\t\treg = <0x100b0000 0x10000>;\n\t\t\tinterrupts = <0 18 4>;\n\t\t};\n\n\t\ti2c_bus0: i2c@120c0000 {\n\t\t\tcompatible = \”hisilicon,hisi-i2c-hisilicon\”;\n\t\t\treg = <0x120c0000 0x100>;\n\t\t\tinterrupts = ;\n\t\t\tclocks = <&clock HI3531A_PERIAXI_CLK>;\n\t\t\tclock-frequency = <100000>;\n\t\t\tio-size = <0x1000>;\n\t\t\tid = <0>;\n\t\t\tstatus = \”disabled\”;\n\t\t};\n\n\t\ti2c_bus1: i2c@122e0000 {\n\t\t\tcompatible = \”hisilicon,hisi-i2c-hisilicon\”;\n\t\t\treg = <0x122e0000 0x100>;\n\t\t\tinterrupts = ;\n\t\t\tclocks = <&clock HI3531A_PERIAXI_CLK>;\n\t\t\tclock-frequency = <100000>;\n\t\t\tio-size = <0x1000>;\n\t\t\tid = <1>;\n\t\t\tstatus = \”disabled\”;\n\t\t};\n\n\t\tspi_bus0: spi@120d0000 {\n\t\t\tcompatible = \”arm,pl022\”, \”arm,primecell\”;\n\t\t\tarm,primecell-periphid = <0x00800022>;\n\t\t\treg = <0x120d0000 0x1000>, <0x12120014 0x4>;\n\t\t\tinterrupts = ;\n\t\t\tclocks = <&clock HI3531A_SPI0_CLK>;\n\t\t\tclock-names = \”apb_pclk\”;\n\t\t\tstatus = \”disabled\”;\n\t\t\t#address-cells = <1>;\n\t\t\t#size-cells = <0>;\n\t\t\thisi,spi_cs_sb = <0>;\n\t\t\thisi,spi_cs_mask_bit = <0x00000007>;\n\t\t};\n\n\t\ttimer@hisp804 {\n\t\t\tcompatible = \”hisilicon,hisp804\”;\n\t\t\t/ timer0 & timer1 & timer2 /\n\t\t\treg = <0x12000000 0x20>, / clocksource /\n\t\t\t\t <0x12000020 0x20>, / local timer for each cpu /\n\t\t\t\t <0x12010000 0x20>;\n\t\t\tinterrupts = , / irq of local timer /\n\t\t\t\t\t\t ;\n\t\t\tclocks = <&sysctrl HI3531A_TIME0_0_CLK>,\n\t\t\t\t\t <&sysctrl HI3531A_TIME0_1_CLK>,\n\t\t\t\t\t <&sysctrl HI3531A_TIME1_2_CLK>;\n\t\t\tclock-names = \”timer0\”, \”timer1\”, \”timer2\”;\n\t\t};\n\n\t\tdual_timer2: dual_timer@12020000 {\n\t\t\tcompatible = \”arm,sp804\”, \”arm,primecell\”;\n\t\t\t/ timer4 & timer5 /\n\t\t\tinterrupts = ;\n\t\t\treg = <0x12020000 0x1000>;\n\t\t\tclocks = <&sysctrl HI3531A_TIME2_4_CLK>,\n\t\t\t\t\t<&sysctrl HI3531A_TIME2_5_CLK>,\n\t\t\t\t\t<&clock HI3531A_PERIAXI_CLK>;\n\t\t\tclock-names = \”timer4\”, \”timer5\”, \”peri_pclk\”;\n\t\t\tstatus = \”disabled\”;\n\t\t};\n\n\t\tdual_timer3: dual_timer@12030000 {\n\t\t\tcompatible = \”arm,sp804\”, \”arm,primecell\”;\n\t\t\t/ timer6 & timer7 /\n\t\t\tinterrupts = ;\n\t\t\treg = <0x12030000 0x1000>;\n\t\t\tclocks = <&sysctrl HI3531A_TIME3_6_CLK>,\n\t\t\t\t\t<&sysctrl HI3531A_TIME3_7_CLK>,\n\t\t\t\t\t<&clock HI3531A_PERIAXI_CLK>;\n\t\t\tclock-names = \”timer6\”, \”timer7\”, \”peri_pclk\”;\n\t\t\tstatus = \”disabled\”;\n\t\t};\n\n\t\tfmc: flash-memory-controller@10000000 {\n\t\t\tcompatible = \”hisilicon,hisi-fmc\”;\n\t\t\treg = <0x10000000 0x1000>, <0x14000000 0x10000>;\n\t\t\treg-names = \”control\”, \”memory\”;\n\t\t\tclocks = <&clock HI3531A_FMC_CLK>;\n\t\t\tmax-dma-size = <0x2000>;\n\t\t\t#address-cells = <1>;\n\t\t\t#size-cells = <0>;\n\n\t\t\thisfc:spi_nor_controller {\n\t\t\t\tcompatible = \”hisilicon,fmc-spi-nor\”;\n\t\t\t\tassigned-clocks = <&clock HI3531A_FMC_CLK>;\n\t\t\t\tassigned-clock-rates = <24000000>;\n\t\t\t\t#address-cells = <1>;\n\t\t\t\t#size-cells = <0>;\n\t\t\t};\n\n\t\t\thisnfc:spi_nand_controller {\n\t\t\t\tcompatible = \”hisilicon,fmc-spi-nand\”;\n\t\t\t\tassigned-clocks = <&clock HI3531A_FMC_CLK>;\n\t\t\t\tassigned-clock-rates = <24000000>;\n\t\t\t\t#address-cells = <1>;\n\t\t\t\t#size-cells = <0>;\n\t\t\t};\n\t\t};\n\n\t\thinfc610: parallel-nand-controller@10010000 {\n\t\t\tcompatible = \”hisilicon,hisi-parallel-nand\”;\n\t\t\treg = <0x10010000 0x10000>, <0x15000000 0x10000>;\n\t\t\treg-names = \”control\”, \”memory\”;\n\t\t\tclocks = <&clock HI3531A_NFC_CLK>;\n\t\t\t#address-cells = <1>;\n\t\t\t#size-cells = <0>;\n\t\t};\n\n\t\tmdio: mdio@100a03c0 {\n\t\t\tcompatible = \”hisilicon,hisi-gemac-mdio\”;\n\t\t\treg = <0x100a03c0 0x20>;\n\t\t\tclocks = <&clock HI3531A_ETH_CLK>,\n\t\t\t\t\t<&clock HI3531A_ETH_PHY_MUX>;\n\t\t\tassigned-clocks = <&clock HI3531A_ETH_PHY_MUX>;\n\t\t\tassigned-clock-rates = <25000000>;\n\t\t\tresets = <&clock 0x14c 5>;\n\t\t\treset-names = \”phy_reset\”;\n\t\t\t#address-cells = <1>;\n\t\t\t#size-cells = <0>;\n\t\t};\n\n\t\thigmac: ethernet@100a0000 {\n\t\t\tcompatible = \”hisilicon,higmac\”;\n\t\t\treg = <0x100a0000 0x1000>,<0x1204015c 0x4>,\n\t\t\t\t<0x100a3014 0x4>;\n\t\t\tinterrupts = ;\n\n\t\t\tclocks = <&clock HI3531A_ETH_CLK>,\n\t\t\t\t\t<&clock HI3531A_ETH_MACIF_CLK>;\n\t\t\tclock-names = \”higmac_clk\”,\n\t\t\t\t\t\”macif_clk\”;\n\n\t\t\tresets = <&clock 0x14c 0>,\n\t\t\t\t\t<&clock 0x14c 2>;\n\t\t\treset-names = \”port_reset\”,\n\t\t\t\t\t\”macif_reset\”;\n\n\t\t\tmac-address = [00 00 00 00 00 00];\n\t\t};\n\n\t\tsata_phy: phy@11010000 {\n\t\t\tcompatible = \”hisilicon,hisi-sata-phy\”;\n\t\t\treg = <0x11010000 0x10000>;\n\t\t\tports_num_max = <4>;\n\t\t\t#phy-cells = <0>;\n\t\t};\n\n\t\tahci: sata@11010000 {\n\t\t\tcompatible = \”hisilicon,hisi-ahci\”;\n\t\t\treg = <0x11010000 0x1000>;\n\t\t\tinterrupts = ;\n\t\t\tphys = <&sata_phy>;\n\t\t\tphy-names = \”sata-phy\”;\n\t\t\t#address-cells = <1>;\n\t\t\t#size-cells = <0>;\n\t\t};\n\n\t\tpcie0: pcie0@0x11020000 {\n\t\t device_type = \”pci\”;\n\t\t compatible = \”hisilicon,hisi-pcie\”;\n\t\t bus-range = <0x0 0xff>;\n\t\t #size-cells = <2>;\n\t\t #address-cells = <3>;\n\t\t ranges = <0x02000000 0x00 0x28000000 0x28000000 0x00 0x8000000>;\n\t\t #interrupt-cells = <1>;\n\t\t interrupt-map-mask = <0x0 0x0 0x0 0x4>;\n\t\t interrupt-map = <0x0 0x0 0x0 0x1 &gic GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;\n\t\t pcie_controller = <0>;\n\t\t dev_mem_size = <0x8000000>;\n\t\t dev_conf_size = <0x8000000>;\n\t\t pcie_dbi_base = <0x11020000>;\n\t\t ep_conf_base = <0x20000000>;\n\t\t};\n\n\t\tpcie1: pcie1@0x11030000 {\n\t\t device_type = \”pci\”;\n\t\t compatible = \”hisilicon,hisi-pcie\”;\n\t\t bus-range = <0x0 0xff>;\n\t\t #size-cells = <2>;\n\t\t #address-cells = <3>;\n\t\t ranges = <0x02000000 0x00 0x38000000 0x38000000 0x00 0x8000000>;\n\t\t #interrupt-cells = <1>;\n\t\t interrupt-map-mask = <0x0 0x0 0x0 0x4>;\n\t\t interrupt-map = <0x0 0x0 0x0 0x1 &gic GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;\n\t\t pcie_controller = <1>;\n\t\t dev_mem_size = <0x8000000>;\n\t\t dev_conf_size = <0x8000000>;\n\t\t pcie_dbi_base = <0x11030000>;\n\t\t ep_conf_base = <0x30000000>;\n\t\t};\n\n\t\tpcie_mcc: pcie_mcc@0x0 {\n\t\t compatible = \”hisilicon,pcie_mcc\”;\n\t\t interrupts = ,\n\t\t\t\t\t\t,\n\t\t\t\t\t\t,\n\t\t\t\t\t\t,\n\t\t\t\t\t\t,\n\t\t\t\t\t\t,\n\t\t\t\t\t\t,\n\t\t\t\t\t\t,\n\t\t\t\t\t\t,\n\t\t\t\t\t\t,\n\t\t\t\t\t\t;\n\t\t};\n\t\t\n\t\tclk_16m: clk_16m {\n\t\t\tcompatible = \”fixed-clock\”;\n\t\t\t#clock-cells = <0>;\n\t\t\tclock-frequency = <16000000>;\n\t\t};\n\t};\n\t\n\tmedia {\n\t\t#address-cells = <1>;\n\t\t#size-cells = <1>;\n\t\tcompatible = \”simple-bus\”;\n\t\tinterrupt-parent = <&gic>;\n\t\tranges;\n\n\t\tsys: sys@12040000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_sys\”;\n\t\t\treg = <0x12040000 0x10000>, <0x12050000 0x10000>,\n\t\t\t\t <0x12110000 0x10000>, <0x12120000 0x10000>;\n\t\t\treg-names = \”crg\”, \”sys\”, \”ddr\”, \”misc\”;\n\t\t};\n\n\t\trtc: rtc@120b0000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_rtc\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x120b0000 0x10000>;\n\t\t};\n\n\t\thiir: hiir@0x12140000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_ir\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x12140000 0x10000>;\n\t\t};\n\n\t\tcipher: cipher@0x10070000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_cipher\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x10070000 0x2000>;\n\t\t};\n\n\t\tviu: viu@130C0000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_viu\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x130C0000 0x40000>;\n\t\t};\n\n\t\tvou: vou@13020000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_vou\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x13020000 0x10000>;\n\t\t};\n\n\t\tvpss: vpss@13080000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_vpss\”;\n\t\t\tinterrupts = ,\n\t\t\t\t\t ,\n\t\t\t\t\t ;\n\t\t\tinterrupt-names = \”vpss0\”, \”vpss1\”, \”vpss2\”;\n\t\t\treg = <0x13080000 0x5000>,\n\t\t\t\t <0x13110000 0x5000>,\n\t\t\t\t <0x13180000 0x5000>;\n\t\t\treg-names = \”vpss0\”, \”vpss1\”, \”vpss2\”;\n\t\t};\n\n\t\tvgs: vgs@13150000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_vgs\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x13150000 0x5000>;\n\t\t};\n\n\t\tvda: vda@13090000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_vda\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x13090000 0x10000>;\n\t\t};\n\n\t\ttde: tde@13050000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_tde\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x13050000 0x1000>;\n\t\t};\n\n\t\tavc: avc@13040000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_avc\”;\n\t\t\tinterrupts = ,\n\t\t\t\t\t\t ,\n\t\t\t\t\t\t ,\n\t\t\t\t\t\t ;\n\t\t\treg = <0x13040000 0x10000>,\n\t\t\t\t <0x13100000 0x10000>,\n\t\t\t\t <0x13170000 0x10000>,\n\t\t\t\t <0x13190000 0x10000>;\n\t\t\treg-names = \”vedu0\”, \”vedu1\”, \”vedu2\”, \”vedu3\”;\n\t\t};\n\n\t\tjpege: jpege@13130000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_jpege\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x13130000 0x10000>;\n\t\t};\n\n\t\tjpgd: jpgd@13070000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_jpgd\”;\n\t\t\tinterrupts = ;\n\t\t\tinterrupt-names = \”jpgd\”;\n\t\t\treg = <0x13070000 0x10000>;\n\t\t\treg-names = \”jpgd\”;\n\t\t};\n\n\t\tive: ive@13060000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_ive\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x13060000 0x10000>;\n\t\t};\n\n\t\tvdec: vdec@10080000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_vdec\”;\n\t\t\tinterrupts = ;\n\t\t\tinterrupt-names = \”scd\”;\n\t\t\treg = <0x10080000 0x4000>;\n\t\t\treg-names = \”scd\”;\n\t\t};\n\n\t\taudio: audio@13140000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_aiao\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x13140000 0x10000>;\n\t\t\treg-names = \”aiao\”;\n\t\t};\n\n\t\tvoie: audio@13120000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_aenc\”;\n\t\t\tinterrupts = ;\n\t\t\treg = <0x13120000 0x10000>;\n\t\t\treg-names = \”aenc\”;\n\t\t};\n\n\t\thdmi: hdmi@13010000 {\n\t\t\tcompatible = \”hisilicon,hi35xx_hdmi\”;\n\t\t\treg = undefined

❄
  回复   么的钱  2023-07-12 14:13:04
0

cccc

❄
  回复   么的钱  2023-07-19 10:34:32
0
#address-cells = <1>;
#size-cells = <1>;

aliases {
    fmc = &fmc;
    serial0 = &uart0;
    serial1 = &uart1;
    serial2 = &uart2;
    serial3 = &uart3;
    i2c0 = &i2c_bus0;
    i2c1 = &i2c_bus1;
    spi0 = &spi_bus0;
};

gic: interrupt-controller@10300000 {
    compatible = "arm,cortex-a9-gic";
    #interrupt-cells = <3>;
    #address-cells = <0>;
    interrupt-controller;
    /* gic dist base, gic cpu base , no virtual support */
    reg = <0x10301000 0x1000>, <0x10300100 0x100>;
 };

soc {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "simple-bus";
    interrupt-parent = <&gic>;
    ranges;

    clock: clock@12040000 {
        compatible = "hisilicon,hi3531a-clock";
        reg = <0x12040000 0x1000>;
        #clock-cells = <1>;
        #reset-cells = <2>;
    };

    sysctrl: system-controller@12050000 {
        compatible = "hisilicon,hi3531a-sysctrl", "syscon";
        reg = <0x12050000 0x1000>;
        #clock-cells = <1>;
    };

    reboot {
        compatible = "syscon-reboot";
        regmap = <&sysctrl>;
        offset = <0x4>;
        mask = <0xdeadbeef>;
    };

    pmu {
        compatible = "arm,cortex-a9-pmu";
        interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
                <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
    };

    L2: l2-cache@10700000 {
        compatible = "arm,pl310-cache";
        reg = <0x10700000 0x10000>;
        interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
        cache-unified;
        cache-level = <2>;
    };

    hidmac: hidma-controller@10060000 {
        compatible = "hisilicon,hisi-dmac";
        reg = <0x10060000 0x1000>;
        interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&clock HI3531A_DMAC_CLK>;
        clock-names = "dmac_clk";
        resets = <&clock 0x144 0>;
        reset-names = "dma-reset";
        #dma-cells = <2>;
        status = "disabled";
    };

    uart0: uart@12080000 {
        compatible = "arm,pl011", "arm,primecell";
        reg = <0x12080000 0x1000>;
        interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&clock HI3531A_UART0_CLK>;
        clock-names = "apb_pclk";
        status = "disabled";
    };

    uart1: uart@121090000 {
        compatible = "arm,pl011", "arm,primecell";
        reg = <0x12090000 0x1000>;
        interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&clock HI3531A_UART1_CLK>;
        clock-names = "apb_pclk";
        status = "disabled";
    };

    uart2: uart@120a0000 {
        compatible = "arm,pl011", "arm,primecell";
        reg = <0x120a0000 0x1000>;
        interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&clock HI3531A_UART2_CLK>;
        clock-names = "apb_pclk";
        status = "disabled";
    };

    uart3: uart@12130000 {
        compatible = "arm,pl011", "arm,primecell";
        reg = <0x12130000 0x1000>;
        interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&clock HI3531A_UART3_CLK>;
        clock-names = "apb_pclk";
        status = "disabled";
    };

    usb_phy: phy {
        compatible = "hisilicon,hisi-usb-phy";
        reg = <0x12040000 0x10000>, <0x12120000 0x10000>;
        #phy-cells = <0>;
    };

    usb3_phy: phy3 {
        compatible = "hisilicon,hisi-usb3-phy";
        reg = <0x12040000 0x10000>, <0x12120000 0x10000>, <0x11000000 0x100000>;
        #phy-cells = <0>;
    };

    xhci@0x11000000 {
        compatible = "generic-xhci";
        reg = <0x11000000 0x10000>;
        interrupts = <0 22 4>;
    };

    ehci@0x100c0000 {
        compatible = "generic-ehci";
        reg = <0x100c0000 0x10000>;
        interrupts = <0 19 4>;
    };

    ohci@0x100b0000 {
        compatible = "generic-ohci";
        reg = <0x100b0000 0x10000>;
        interrupts = <0 18 4>;
    };

    i2c_bus0: i2c@120c0000 {
        compatible = "hisilicon,hisi-i2c-hisilicon";
        reg = <0x120c0000 0x100>;
        interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&clock HI3531A_PERIAXI_CLK>;
        clock-frequency = <100000>;
        io-size = <0x1000>;
        id = <0>;
        status = "disabled";
    };

    i2c_bus1: i2c@122e0000 {
        compatible = "hisilicon,hisi-i2c-hisilicon";
        reg = <0x122e0000 0x100>;
        interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&clock HI3531A_PERIAXI_CLK>;
        clock-frequency = <100000>;
        io-size = <0x1000>;
        id = <1>;
        status = "disabled";
    };

    spi_bus0: spi@120d0000 {
        compatible = "arm,pl022", "arm,primecell";
        arm,primecell-periphid = <0x00800022>;
        reg = <0x120d0000 0x1000>, <0x12120014 0x4>;
        interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&clock HI3531A_SPI0_CLK>;
        clock-names = "apb_pclk";
        status = "disabled";
        #address-cells = <1>;
        #size-cells = <0>;
        hisi,spi_cs_sb = <0>;
        hisi,spi_cs_mask_bit = <0x00000007>;
    };

    timer@hisp804 {
        compatible = "hisilicon,hisp804";
        /* timer0 & timer1 & timer2 */
        reg = <0x12000000 0x20>, /* clocksource */
              <0x12000020 0x20>, /* local timer for each cpu */
              <0x12010000 0x20>;
        interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, /* irq of local timer */
                     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&sysctrl HI3531A_TIME0_0_CLK>,
                 <&sysctrl HI3531A_TIME0_1_CLK>,
                 <&sysctrl HI3531A_TIME1_2_CLK>;
        clock-names = "timer0", "timer1", "timer2";
    };

    dual_timer2: dual_timer@12020000 {
        compatible = "arm,sp804", "arm,primecell";
        /* timer4 & timer5 */
        interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
        reg = <0x12020000 0x1000>;
        clocks = <&sysctrl HI3531A_TIME2_4_CLK>,
                <&sysctrl HI3531A_TIME2_5_CLK>,
                <&clock HI3531A_PERIAXI_CLK>;
        clock-names = "timer4", "timer5", "peri_pclk";
        status = "disabled";
    };

    dual_timer3: dual_timer@12030000 {
        compatible = "arm,sp804", "arm,primecell";
        /* timer6 & timer7 */
        interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
        reg = <0x12030000 0x1000>;
        clocks = <&sysctrl HI3531A_TIME3_6_CLK>,
                <&sysctrl HI3531A_TIME3_7_CLK>,
                <&clock HI3531A_PERIAXI_CLK>;
        clock-names = "timer6", "timer7", "peri_pclk";
        status = "disabled";
    };

    fmc: flash-memory-controller@10000000 {
        compatible = "hisilicon,hisi-fmc";
        reg = <0x10000000 0x1000>, <0x14000000 0x10000>;
        reg-names = "control", "memory";
        clocks = <&clock HI3531A_FMC_CLK>;
        max-dma-size = <0x2000>;
        #address-cells = <1>;
        #size-cells = <0>;

        hisfc:spi_nor_controller {
            compatible = "hisilicon,fmc-spi-nor";
            assigned-clocks = <&clock HI3531A_FMC_CLK>;
            assigned-clock-rates = <24000000>;
            #address-cells = <1>;
            #size-cells = <0>;
        };

        hisnfc:spi_nand_controller {
            compatible = "hisilicon,fmc-spi-nand";
            assigned-clocks = <&clock HI3531A_FMC_CLK>;
            assigned-clock-rates = <24000000>;
            #address-cells = <1>;
            #size-cells = <0>;
        };
    };

    hinfc610: parallel-nand-controller@10010000 {
        compatible = "hisilicon,hisi-parallel-nand";
        reg = <0x10010000 0x10000>, <0x15000000 0x10000>;
        reg-names = "control", "memory";
        clocks = <&clock HI3531A_NFC_CLK>;
        #address-cells = <1>;
        #size-cells = <0>;
    };

    mdio: mdio@100a03c0 {
        compatible = "hisilicon,hisi-gemac-mdio";
        reg = <0x100a03c0 0x20>;
        clocks = <&clock HI3531A_ETH_CLK>,
                <&clock HI3531A_ETH_PHY_MUX>;
        assigned-clocks = <&clock HI3531A_ETH_PHY_MUX>;
        assigned-clock-rates = <25000000>;
        resets = <&clock 0x14c 5>;
        reset-names = "phy_reset";
        #address-cells = <1>;
        #size-cells = <0>;
    };

    higmac: ethernet@100a0000 {
        compatible = "hisilicon,higmac";
        reg = <0x100a0000 0x1000>,<0x1204015c 0x4>,
            <0x100a3014 0x4>;
        interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;

        clocks = <&clock HI3531A_ETH_CLK>,
                <&clock HI3531A_ETH_MACIF_CLK>;
        clock-names = "higmac_clk",
                "macif_clk";

        resets = <&clock 0x14c 0>,
                <&clock 0x14c 2>;
        reset-names = "port_reset",
                "macif_reset";

        mac-address = [00 00 00 00 00 00];
    };

    sata_phy: phy@11010000 {
        compatible = "hisilicon,hisi-sata-phy";
        reg = <0x11010000 0x10000>;
        ports_num_max = <4>;
        #phy-cells = <0>;
    };

    ahci: sata@11010000 {
        compatible = "hisilicon,hisi-ahci";
        reg = <0x11010000 0x1000>;
        interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
        phys = <&sata_phy>;
        phy-names = "sata-phy";
        #address-cells = <1>;
        #size-cells = <0>;
    };

    pcie0: pcie0@0x11020000 {
       device_type = "pci";
       compatible = "hisilicon,hisi-pcie";
       bus-range = <0x0 0xff>;
       #size-cells = <2>;
       #address-cells = <3>;
       ranges = <0x02000000 0x00 0x28000000 0x28000000 0x00 0x8000000>;
       #interrupt-cells = <1>;
       interrupt-map-mask = <0x0 0x0 0x0 0x4>;
       interrupt-map = <0x0 0x0 0x0 0x1 &gic GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
       pcie_controller = <0>;
       dev_mem_size = <0x8000000>;
       dev_conf_size = <0x8000000>;
       pcie_dbi_base = <0x11020000>;
       ep_conf_base = <0x20000000>;
    };

    pcie1: pcie1@0x11030000 {
       device_type = "pci";
       compatible = "hisilicon,hisi-pcie";
       bus-range = <0x0 0xff>;
       #size-cells = <2>;
       #address-cells = <3>;
       ranges = <0x02000000 0x00 0x38000000 0x38000000 0x00 0x8000000>;
       #interrupt-cells = <1>;
       interrupt-map-mask = <0x0 0x0 0x0 0x4>;
       interrupt-map = <0x0 0x0 0x0 0x1 &gic GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
       pcie_controller = <1>;
       dev_mem_size = <0x8000000>;
       dev_conf_size = <0x8000000>;
       pcie_dbi_base = <0x11030000>;
       ep_conf_base = <0x30000000>;
    };

    pcie_mcc: pcie_mcc@0x0 {
       compatible = "hisilicon,pcie_mcc";
       interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
                    <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
    };

    clk_16m: clk_16m {
        compatible = "fixed-clock";
        #clock-c

虽万人吾往矣3

5个粉丝

32

问答

10

专栏

12

资料

虽万人吾往矣3 2023-03-23 10:56:48
认可0

1111111

易百纳技术社区 文件: 1min教你搭建Samba共享服务器.pdf
下载

虽万人吾往矣3

5个粉丝

32

问答

10

专栏

12

资料

虽万人吾往矣3 2023-03-23 10:57:13
认可1

1111111

易百纳技术社区https://www.baidu.com
下载

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-03-23 11:23:24
认可1

11111111

易百纳技术社区https://www.com
下载
易百纳技术社区http://www.com
下载
该用户已注销   回复   么的钱  2023-03-23 14:08:49
0

6666

么的钱
么的钱   回复   该用户已注销  2023-03-23 15:31:47
0

号结婚多好多好胡德华多好多好的换货单号离开了克里斯考虑的是看来是苦练快乐上课了圣诞节放假见附件附件交付分积分积分就开始困开始困和福克斯快捷方式副书记付伙食费附加费科技风科技考虑到搜索历史了算了算了算了算了算了算了受凉了算了算了李四李四算了算了受凉了算了算了算了算了是FoFoofo饿哦饿哦foe偶尔偶尔偶尔偶尔偶尔偶尔偶偶尔

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-03-23 15:30:50
认可0

这是一个很长的平林计算计算计算机技术时间东方今典卡时间
看酒店分开发开发开发
大开口的快点快点

和社会事实上很划算
甲方可反馈开发开放课
按理说绿绿所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所所水水水水是是是是是是所所
上看看扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩扩惆怅长岑长错错错错错错错错错错错错错错戳错错错错错错错错错错错错错

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-03-23 16:44:48
认可0

但是但是荆河街道科技

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-03-30 18:44:37
认可0

这是啥

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-03-30 18:45:10
认可0

把弟弟家

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-03-30 18:45:36
认可0

b

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-03-31 11:25:46
认可0

13243

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-03-31 11:29:03
认可0

WQSSFD

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-04-18 14:13:19
认可0

测试回复里带文件

易百纳技术社区 文件: 5.png
下载

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-04-18 14:15:49
认可0

测试添加链接

易百纳技术社区http://platform.dev.ebaina.com/ask/100000031146
下载

apiao

0个粉丝

26

问答

1

专栏

8

资料

apiao 2023-05-27 15:31:31
认可0

111

brianxin

1个粉丝

13

问答

26

专栏

25

资料

brianxin 2023-06-13 14:37:06
认可0

测试一下

brianxin

1个粉丝

13

问答

26

专栏

25

资料

brianxin 2023-06-13 14:40:23
认可2

测试一下

yoyo
yoyo   回复   brianxin  2023-07-20 09:44:53
0
<div class="reply_box">
                    <div class="reply-sensitive-word d-none">内容存在敏感词</div>
                    <textarea id="art_reply_Textarea" placeholder="欢迎高质量的评论~"></textarea>
                    <div class="reply_btn_box d-flex">
                        <button class="cancel_art_reply" onclick="reply_blur()">取消</button>
                        <button id="art_reply_submit" class="btn reply-btn" onclick="reply_submit('{{$info->id}}')" disabled>
                            <span class="spinner-border spinner-border-sm reply_submit_spinner d-none" role="status" aria-hidden="true"></span>
                            评论
                        </button>
                    </div>
                </div>

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-06-27 14:49:02
认可0

111111

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-06-27 14:49:11
认可0

222222

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-06-27 14:49:22
认可0

2222

么的钱

35个粉丝

67

问答

52

专栏

30

资料

么的钱 2023-06-27 14:49:33
认可0

33333

加载中···
或将文件直接拖到这里
悬赏:
E币
网盘
* 网盘链接:
* 提取码:
悬赏:
E币

Markdown 语法

  • 加粗**内容**
  • 斜体*内容*
  • 删除线~~内容~~
  • 引用> 引用内容
  • 代码`代码`
  • 代码块```编程语言↵代码```
  • 链接[链接标题](url)
  • 无序列表- 内容
  • 有序列表1. 内容
  • 缩进内容
  • 图片![alt](url)
+ 添加网盘链接/附件

Markdown 语法

  • 加粗**内容**
  • 斜体*内容*
  • 删除线~~内容~~
  • 引用> 引用内容
  • 代码`代码`
  • 代码块```编程语言↵代码```
  • 链接[链接标题](url)
  • 无序列表- 内容
  • 有序列表1. 内容
  • 缩进内容
  • 图片![alt](url)
相关问答
无更多相似问答 去提问
举报反馈

举报类型

  • 内容涉黄/赌/毒
  • 内容侵权/抄袭
  • 政治相关
  • 涉嫌广告
  • 侮辱谩骂
  • 其他

详细说明

易百纳技术社区